The p-valued-input, q-valued-output threshold logic and its application to the synthesis of p-valued logical networks (Q800309)
From MaRDI portal
| This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: The p-valued-input, q-valued-output threshold logic and its application to the synthesis of p-valued logical networks |
scientific article; zbMATH DE number 3875157
| Language | Label | Description | Also known as |
|---|---|---|---|
| English | The p-valued-input, q-valued-output threshold logic and its application to the synthesis of p-valued logical networks |
scientific article; zbMATH DE number 3875157 |
Statements
The p-valued-input, q-valued-output threshold logic and its application to the synthesis of p-valued logical networks (English)
0 references
1984
0 references
In this paper, a concept of p-valued input, q-valued-output threshold logic is proposed, motivated by the possibility to use threshold elements for the realization of many-valued logic networks. Universal threshold functions are defined and it is shown that a p-adic function is universal. Next, a (p,q)-adic-min-max scheme is proposed for the realization of p-valued logical networks and the cost of such networks is analyzed. It is shown that in a restricted situation, the optimum value of q can be determined in order to construct the minimum cost p-valued network, using the (p,q)-threshold elements. (p,q)-logical completeness is considered and a condition for completeness, which is almost equivalent to the q-valued logical completeness, is found. Finally, some further developments required by the physical implementation of the proposed logic are discussed.
0 references
threshold logic
0 references
many-valued logic networks
0 references
0 references
0 references
0.9334888
0 references
0.8679512
0 references
0.80773777
0 references