Size-depth trade-offs for monotone arithmetic circuits (Q804295)
From MaRDI portal
| This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: Size-depth trade-offs for monotone arithmetic circuits |
scientific article; zbMATH DE number 4201624
| Language | Label | Description | Also known as |
|---|---|---|---|
| English | Size-depth trade-offs for monotone arithmetic circuits |
scientific article; zbMATH DE number 4201624 |
Statements
Size-depth trade-offs for monotone arithmetic circuits (English)
0 references
1991
0 references
The paper deals with the size-depth trade-off for monotone arithmetic circuits computing the \(product!a^ TA_ 1...A_ t\cdot b\) where \(A_ 1,...,A_ t\) are \(n\times n\) matrics, a and b are vectors. It is proved that if a monotone circuit computes this product in d parallel multiplication steps and with s multiplications, then \(s+2d(n^ 3-n^ 2)\geq (t+2)n^ 3-2n^ 2+n\). This inequality is tight; a matching upper bound can be achieved for any d in the range \(1+\log t\leq d\leq t/2+1\). In this range, any decrease of one in d requires an increase of \(2(n^ 3- n^ 2)\) in s. It seems extremely hard to obtain similar trade-off for general circuits, i.e. for circuits with the subtraction.
0 references
lower bounds
0 references
size-depth trade-off
0 references
monotone arithmetic circuits
0 references