Dynamic instruction scheduling in a trace-based multi-threaded architecture (Q934716)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: Dynamic instruction scheduling in a trace-based multi-threaded architecture |
scientific article; zbMATH DE number 5306154
| Language | Label | Description | Also known as |
|---|---|---|---|
| English | Dynamic instruction scheduling in a trace-based multi-threaded architecture |
scientific article; zbMATH DE number 5306154 |
Statements
Dynamic instruction scheduling in a trace-based multi-threaded architecture (English)
0 references
30 July 2008
0 references
Simultaneous multi-threading
0 references
Dynamic instruction scheduling
0 references
Wide issue architectures
0 references
VLIW
0 references
