Multiprocessor Systems on Chip

DOI10.1007/978-1-4419-8153-0zbMATH Open1217.68001OpenAlexW2497230668MaRDI QIDQ3075324

T. Kempf, Gerd Ascheid, Rainer Leupers

Publication date: 15 February 2011

Full work available at URL: https://doi.org/10.1007/978-1-4419-8153-0

Mathematics Subject Classification ID

Network design and communication in computer systems (68M10) Performance evaluation, queueing, and scheduling in the context of computer systems (68M20) Research exposition (monographs, survey articles) pertaining to computer science (68-02)

Related Items (1)

Multiprocessor design options and the silicon graphics S\(^2\)MP architecture.

This page was built for publication: Multiprocessor Systems on Chip

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3075324)