scientific article

zbMATH Open0569.94027MaRDI QIDQ3688319

A. A. Lorents, L. Ya. Zandare

Publication date: 1984

Title of this publication is not available (Why is that?)

zbMATH Keywords

fault detectionmultiplierspolynomialcombinational circuitstuck-at faultaddersmulti-valued logic function

Mathematics Subject Classification ID

Related Items (3)

A multiple-valued logic approach to the design and verification of hardware circuits ⋮ Title not available (Why is that?) ⋮ Title not available (Why is that?)

Recommendations

• A multiple-valued logic approach to the design and verification of hardware circuits 👍 👎
• Synthesizing testable combinational circuits 👍 👎
• Easily testable multiple-valued logic circuits derived from Reed-Muller circuits 👍 👎
• Synthesis of easily testable circuits over the basis {&, ∨, ⁻} for systems of Boolean functions 👍 👎
• Synthesis of easily testable logic networks under arbitrary stuck-at faults at inputs and outputs of gates 👍 👎
• Title not available (Why is that?) 👍 👎
• Title not available (Why is that?) 👍 👎
• Title not available (Why is that?) 👍 👎

This page was built for publication:

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3688319)