ULM Implicants for Minimization of Univers Logic Module Circuits

DOI10.1109/TC.1977.1674858zbMATH Open0365.94046OpenAlexW2034196789MaRDI QIDQ4140884

R. P. Voith

Publication date: 1977

Published in: IEEE Transactions on Computers (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1109/tc.1977.1674858

Mathematics Subject Classification ID

Related Items (2)

Minimum Universal Logic Module Sequential Circuits with Decoders ⋮ A method for minimization design of two-level-logic networks using multiplexer universal logic modules

Recommendations

• Title not available (Why is that?) 👍 👎
• Title not available (Why is that?) 👍 👎
• Area-time tradeoffs for universal VLSI circuits 👍 👎
• A method for minimization design of two-level-logic networks using multiplexer universal logic modules 👍 👎
• Complexity and synthesis of minimal logic circuits using multiplexers 👍 👎
• Simplification of logical functions with application to circuits 👍 👎
• Universality considerations in VLSI circuits 👍 👎
• Minimum Universal Logic Module Sequential Circuits with Decoders 👍 👎
• Minimization of Exclusive or and Logical Equivalence Switching Circuits 👍 👎

This page was built for publication: ULM Implicants for Minimization of Univers Logic Module Circuits

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4140884)