Low-Latency Low-Complexity Architectures for Viterbi Decoders

DOI10.1109/TCSI.2008.2012217zbMATH Open1468.94463MaRDI QIDQ5010822

Renfei Liu, Keshab K. Parhi

Publication date: 26 August 2021

Published in: IEEE Transactions on Circuits and Systems I: Regular Papers (Search for Journal in Brave)

Mathematics Subject Classification ID

Decoding (94B35)

Related Items (2)

FPGA design and implementation of a low-power systolic array-based adaptive Viterbi decoder ⋮ Title not available (Why is that?)

This page was built for publication: Low-Latency Low-Complexity Architectures for Viterbi Decoders

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q5010822)