A rewriting-logic-with-SMT-based formal analysis and parameter synthesis framework for parametric time Petri nets

Cites Work

Title not available (Why is that?)
Title not available (Why is that?)
Title not available (Why is that?)
Rewriting modulo SMT and open system analysis
Rewriting logic and its applications. 10th international workshop, WRLA 2014, held as a satellite event of ETAPS, Grenoble, France, April 5--6, 2014. Revised selected papers
Modeling and analyzing mobile ad hoc networks in Real-Time Maude
\textsf{IMITATOR} 3: synthesis of timing parameters beyond decidability
Specification and analysis of the AER/NCA active network protocol suite in real-time Maude
Semantics and pragmatics of real-time maude
Petri nets are monoids
All about Maude -- a high-performance logical framework. How to specify, program and verify systems in rewriting logic. With CD-ROM.
Formal modeling, performance estimation, and model checking of wireless sensor network algorithms in Real-Time Maude
Timed verification of the generic architecture of a memory circuit using parametric timed automata
Conditional rewriting logic as a unified model of concurrency
A theory of timed automata
Specification of real-time and hybrid systems in rewriting logic
Linear parametric model checking of timed automata
Twenty years of rewriting logic
Verifying hierarchical Ptolemy II discrete-event models using real-time maude
Generalized rewrite theories, coherence completion, and symbolic methods
Precise Robustness Analysis of Time Petri Nets with Inhibitor Arcs
Abstraction and completeness for real-time Maude
Bounded Model Checking for Parametric Timed Automata
Infinite-State Model Checking of LTLR Formulas Using Narrowing
Abstract Logical Model Checking of Infinite-State Systems Using Narrowing
Model Checking Reconfigurable Petri Nets with Maude
Safe and Optimal Adaptive Cruise Control
Parametric Model-Checking of Time Petri Nets with Stopwatches Using the State-Class Graph
Diagnosis Using Unfoldings of Parametric Time Petri Nets
Coloured Petri Nets
AN INVERSE METHOD FOR PARAMETRIC TIMED AUTOMATA
LTL Parameter Synthesis of Parametric Timed Automata
Cost Problems for Parametric Time Petri Nets*
Merge and Conquer: State Merging in Parametric Timed Automata
Parametric real-time reasoning
Symbolic Model Checking of Infinite-State Systems Using Narrowing
Production Planning by Mixed Integer Programming
Applications and Theory of Petri Nets 2004
Formal design and analysis of a gear controller
Canonization of reconfigurable PT nets in \texttt{Maude}
Romeo: a parametric model-checker for Petri nets with stopwatches
Symbolic analysis and parameter synthesis for time Petri nets using Maude and SMT solving
A state class based controller synthesis approach for time Petri nets

This page was built for publication: A rewriting-logic-with-SMT-based formal analysis and parameter synthesis framework for parametric time Petri nets

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q6622141)