A systematic technique for detecting and locating bridging and stuck-at faults in I/O pins of LSI/VLSI chips (Q1101089)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: A systematic technique for detecting and locating bridging and stuck-at faults in I/O pins of LSI/VLSI chips |
scientific article; zbMATH DE number 4045668
| Language | Label | Description | Also known as |
|---|---|---|---|
| English | A systematic technique for detecting and locating bridging and stuck-at faults in I/O pins of LSI/VLSI chips |
scientific article; zbMATH DE number 4045668 |
Statements
A systematic technique for detecting and locating bridging and stuck-at faults in I/O pins of LSI/VLSI chips (English)
0 references
1987
0 references
stuck-at faults
0 references
VLSI chips
0 references
bridging faults
0 references
input/output pins of integrated circuit chips
0 references
printed circuit boards
0 references
random access memory
0 references
arithmetic logic unit
0 references
completeness of test set
0 references
0 references
