A bound analysis of scheduling instructions on pipelined processors with a maximal delay of one cycle (Q1195173)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: A bound analysis of scheduling instructions on pipelined processors with a maximal delay of one cycle |
scientific article; zbMATH DE number 69189
| Language | Label | Description | Also known as |
|---|---|---|---|
| English | A bound analysis of scheduling instructions on pipelined processors with a maximal delay of one cycle |
scientific article; zbMATH DE number 69189 |
Statements
A bound analysis of scheduling instructions on pipelined processors with a maximal delay of one cycle (English)
0 references
7 October 1992
0 references
instruction scheduling
0 references
NP-completeness
0 references
0.94112396
0 references
0.8669286
0 references
0.84941477
0 references
0.84759104
0 references
0.84671825
0 references
0.84543985
0 references
0 references
0.8412333
0 references
