Maximum ease of testability of logic circuits with respect to multiple stuck-on faults (Q1816073)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: Maximum ease of testability of logic circuits with respect to multiple stuck-on faults |
scientific article; zbMATH DE number 948722
| Language | Label | Description | Also known as |
|---|---|---|---|
| English | Maximum ease of testability of logic circuits with respect to multiple stuck-on faults |
scientific article; zbMATH DE number 948722 |
Statements
Maximum ease of testability of logic circuits with respect to multiple stuck-on faults (English)
0 references
18 December 1996
0 references
testability of logic circuits
0 references
multiple stuck-on faults
0 references
synthesis
0 references
abstract finite automaton
0 references
0.87545526
0 references
0.8742783
0 references
0.8700261
0 references
0.8647512
0 references
0.85969937
0 references
0.85951793
0 references
0.8584968
0 references
0.8572009
0 references
