Stride permutation networks for array processors (Q2477435)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: Stride permutation networks for array processors |
scientific article
| Language | Label | Description | Also known as |
|---|---|---|---|
| English | Stride permutation networks for array processors |
scientific article |
Statements
Stride permutation networks for array processors (English)
0 references
13 March 2008
0 references
array processor
0 references
stride permutation
0 references
interconnection network
0 references
data format converter
0 references
fast fourier transform
0 references
viterbi decoding
0 references
parallel computation
0 references
0 references
0.8367896
0 references
0.81380093
0 references
0.8095979
0 references
0.8083284
0 references
0.8076687
0 references
0.80727595
0 references
0.8062078
0 references
