A rewriting-logic-with-SMT-based formal analysis and parameter synthesis framework for parametric time Petri nets (Q6622141)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: A rewriting-logic-with-SMT-based formal analysis and parameter synthesis framework for parametric time Petri nets |
scientific article; zbMATH DE number 7929410
| Language | Label | Description | Also known as |
|---|---|---|---|
| English | A rewriting-logic-with-SMT-based formal analysis and parameter synthesis framework for parametric time Petri nets |
scientific article; zbMATH DE number 7929410 |
Statements
A rewriting-logic-with-SMT-based formal analysis and parameter synthesis framework for parametric time Petri nets (English)
0 references
22 October 2024
0 references
parametric timed Petri nets
0 references
rewriting logic
0 references
Maude
0 references
SMT
0 references
parameter synthesis
0 references
symbolic reachability analysis
0 references
0 references
0 references
0 references
0 references
0 references
