Automatic design and partitioning of systolic/wavefront arrays for VLSI (Q1104739)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: Automatic design and partitioning of systolic/wavefront arrays for VLSI |
scientific article; zbMATH DE number 4056986
| Language | Label | Description | Also known as |
|---|---|---|---|
| English | Automatic design and partitioning of systolic/wavefront arrays for VLSI |
scientific article; zbMATH DE number 4056986 |
Statements
Automatic design and partitioning of systolic/wavefront arrays for VLSI (English)
0 references
1988
0 references
We show how systolic/wavefront arrays can be automatically designed and partitioned to solve problems of arbitrary size. Buffer memory and control of a resulting array is regular and simple, and is generated automatically. Also, the throughput of the arrays is matched with the I/0 speed of the host to which it is to be attached. The approach strongly relies upon classical concepts in signal processing, such as signal flow graphs and state transition functional behaviour. Some illustrative examples are included.
0 references
VLSI
0 references
systolic/wavefront arrays
0 references
signal processing
0 references
0.85812956
0 references
0.8507613
0 references
0.8416206
0 references
0.8355206
0 references
